Arteris Connected Blog

Asymmetric Multiprocessing with Heterogeneous Architectures: Use the Best Core for the Job

Posted by Kurt Shuler on Tue, Sep 24, 2013 @ 11:43 AM

Often, the term “multiprocessing” is associated with tightly-coupled symmetric multiprocessing (SMP) architectures, due in large part to SMP’s prevalence in high-performance computing, x86/x64 servers, and PCs. Unfortunately, SMP’s incremental performance scaling for most applications decreases significantly with increasing numbers of cores. This lack of scalability has prompted many processor companies to avoid purely SMP solutions for their mobile and consumer electronics applications. Instead, they have implemented asymmetric multiprocessing (AMP) architectures to make more efficient use of silicon.

Read More

Tags: NoC, Systems-on-Chip, on-chip interconnect, AMP, symmetric multiprocessing, HSA foundation, OS

Putting the “Heterogeneous” in the HSA Foundation

Posted by Kurt Shuler on Mon, Dec 10, 2012 @ 06:00 AM

In September’s article, SMP, Asymmetric Multiprocessing, and the HSA Foundation, I explained why symmetric multiprocessing (SMP) architectures have been popular in PC and server markets, and why heterogeneous or asymmetric multiprocessing (AMP) has been the norm in mobility and consumer electronics markets. I also explained the trends that are leading PC and server markets to adopt heterogeneous architectures and introduced the HSA Foundation’s goal of making heterogeneous core chips easy to program.

Read More

Tags: System-on-Chip, AMP, symmetric multiprocessing, HSA foundation, SMP, asymmetric multiprocessing